Hyunok Oh
Hyunok Oh
Verified email at
Cited by
Cited by
Active disk meets flash: A case for intelligent ssds
S Cho, C Park, H Oh, S Kim, Y Yi, GR Ganger
Proceedings of the 27th international ACM conference on International …, 2013
A static scheduling heuristic for heterogeneous processors
H Oh, S Ha
Euro-Par'96 Parallel Processing: Second International Euro-Par Conference …, 1996
Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints
H Oh, S Ha
Proceedings of the tenth international symposium on Hardware/software …, 2002
A task remapping technique for reliable multi-core embedded systems
C Lee, H Kim, H Park, S Kim, H Oh, S Ha
Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …, 2010
Fast, energy efficient scan inside flash memory SSDs
S Kim, H Oh, C Park, S Cho, SW Lee
Proceeedings of the International Workshop on Accelerating Data Management …, 2011
A cross-layer approach for power-performance optimization in distributed mobile systems
S Mohapatra, R Cornea, H Oh, K Lee, M Kim, N Dutt, R Gupta, A Nicolau, ...
19th IEEE International Parallel and Distributed Processing Symposium, 8 pp., 2005
In-storage processing of database scans and joins
S Kim, H Oh, C Park, S Cho, SW Lee, B Moon
Information Sciences 327, 183-200, 2016
Executing synchronous dataflow graphs on a SPM-based multicore architecture
J Choi, H Oh, S Kim, S Ha
Proceedings of the 49th Annual Design Automation Conference, 664-671, 2012
Minimizing buffer requirements for throughput constrained parallel execution of synchronous dataflow graph
T Shin, H Oh, S Ha
16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 165-170, 2011
The role of user resistance in the adoption of a mobile data service
C Sanford, H Oh
Cyberpsychology, Behavior, and Social Networking 13 (6), 663-672, 2010
A hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling
H Oh, S Ha
Proceedings of the seventh international workshop on Hardware/software …, 1999
Fractional rate dataflow model for efficient code synthesis
H Oh, S Ha
Journal of VLSI signal processing systems for signal, image and video …, 2004
Intelligent SSD: a turbo for big data mining
DH Bae, JH Kim, SW Kim, H Oh, C Park
Proceedings of the 22nd ACM international conference on Information …, 2013
Fractional rate dataflow model and efficient code synthesis for multimedia applications
H Oh, S Ha
Proceedings of the joint conference on Languages, compilers and tools for …, 2002
vcnn: Verifiable convolutional neural network based on zk-snarks
S Lee, H Ko, J Kim, H Oh
IEEE Transactions on Dependable and Secure Computing, 2024
Multiprocessor SoC design methods and tools
HW Park, H Oh, S Ha
IEEE Signal Processing Magazine 26 (6), 72-79, 2009
Dynamic behavior specification and dynamic mapping for real-time embedded systems: Hopes approach
H Jung, C Lee, SH Kang, S Kim, H Oh, S Ha
ACM Transactions on Embedded Computing Systems (TECS) 13 (4s), 1-26, 2014
Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs
H Oh, N Dutt, S Ha
Proceedings of the 2006 Asia and South Pacific Design Automation Conference …, 2006
A novel analytical method for worst case response time estimation of distributed embedded systems
J Kim, H Oh, J Choi, H Ha, S Ha
Proceedings of the 50th Annual Design Automation Conference, 1-10, 2013
Decidable dataflow models for signal processing: Synchronous dataflow and its extensions
S Ha, H Oh
Handbook of Signal Processing Systems, 1083-1109, 2013
The system can't perform the operation now. Try again later.
Articles 1–20